IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: Hajime YAMAMOTO, et al.

Serial Number: Not Yet Assigned

Filed: August 26, 2003

For: METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE, AND METHOD

OF FORMING RESIST PATTERN

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

August 26, 2003

Sir:

In compliance with 37 CFR 1.56, Applicants call to the attention of the Patent and Trademark

Office the reference listed on the attached PTO-1449.

A copy of the reference is enclosed herewith.

In the event there are any fees due in connection with the filing of this paper, please charge

Deposit Account No. 01-2340.

Respectfully submitted,

ARMSTRONG, WESTERMAN & HATTORI, LLP

Donald W. Hanson V Attorney for Applicants

Reg. No. 27,133

DWH/jaz Atty. Docket No. **031029** Suite 1000 1725 K Street, N.W. Washington, D.C. 20006 (202) 659-2930

PATENT TRADEMARK OFFICE

Enclosures: PTO-1449; References (1)

INFORMATION DISCLOSURE STATEMENT	Atty. Docket No. 031029 Serial No. New Application		
	Applicant(s): Hajime YAMAMOTO, et al.		
PTO-1449	Filing Date: August 26, 2003	Group Art Unit: Not Yet Assigned	

U.S. PATENT DOCUMENTS

Examiner Initial		Document No.	Name	Date	Class	Subclass	Filing Date (If appropriate)
	AA						
	AB						
	AC						
	AD						

FOREIGN PATENT DOCUMENTS

,	Document No.	Date	Country	Translation (Yes or No)	
AE	10-73927	03/17/98	Japan	Yes-Abstract	
 AF					
 AG					
 AH					
 AI					

OTHER DOCUMENTS

	AJ	
	AK	
Examiner		Date Considered